Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
Most hardware design teams have a verification methodology that requires a deep understanding of the RTL to reach their verification goals, but this type of methodology is difficult to apply to the machine generated RTL from High-level Synthesis (HLS). This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.
Related resources
PCB and IC Packaging System Requirements
PCB and IC Packaging System Requirements document defines the minimum requirements necessary for successful operation of software solutions, including processor and operating system requirements.
Managed blocks in design reuse
PCB design reuse provides engineers and designers with an efficient method to develop and publish blocks of 'known good' circuitry from schematic and layout tools in new products.
ODB++ Inside for Cadence Allegro User Guide
User guide for ODB++ Inside for Cadence Allegro.