white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Engineering change-order cycle cut by 84 percent, $2 million saved yearly
Case Study

Engineering change-order cycle cut by 84 percent, $2 million saved yearly

Test equipment manufacturer employs Siemens Digital Industries Software and Microsoft technology to deliver a centralized, automated process for engineering change management and collaboration

Improve your Near Battlefield Repairs
Webinar

Improve your Near Battlefield Repairs

Use of Solid Edge or NX to export to the 31K format and boost the operational capability of your systems.

Transforming semiconductor manufacturing through digital innovation
Webinar

Transforming semiconductor manufacturing through digital innovation

Watch our on-demand webinar to learn how smart manufacturing for semiconductors digital thread technology creates virtual manufacturing representations, enables real-time analytics and improves collaboration.