Technical Paper

System-level, post-layout electrical analysis for high-density advanced packaging

System-level, post-layout electrical analysis for high-density advanced packaging (like FOWLP)

As HDAP designs like fan-out wafer-level packaging (FOWLP) become more popular, the need for post-layout simulation (analog) and post-layout STA (digital) flows to augment basic physical verification (DRC and LVS) is growing. We provide an accurate, automated flow that generates the required HDAP netlist for simulation/STA to enable HDAP designers to ensure that the HDAP will perform as designed.

For more information on Package Simulation, please click here.

Share

Related resources

Implementing Fan-Out Wafer-Level Packaging (FOWLP) with the HDAP Flow
Technical Paper

Implementing Fan-Out Wafer-Level Packaging (FOWLP) with the HDAP Flow

Fan-out wafer-level packaging (FOWLP) is a new high-density packaging technology that is rapidly gaining popularity. What is it? Who needs it? How do you take advantage of it? What limitations does it have?

System-level, post-layout electrical analysis for high-density advanced packaging
Technical Paper

System-level, post-layout electrical analysis for high-density advanced packaging

As HDAP designs like fan-out wafer-level packaging (FOWLP) become more popular, the need for post-layout simulation (analog) and post-layout STA (digital) flows to augment basic physical verification (DRC and LVS) is growing.

Package designers need assembly-level LVS for HDAP verification
Technical Paper

Package designers need assembly-level LVS for HDAP verification

While advanced IC packaging is a fast-growing market, comprehensive package verification still has a ways to go.