說明資料

Catapult High-Level Synthesis and Verification Fact Sheet

Design Platform Empowering Designers

Catapult High-Level Synthesis and Verification Flow

Catapult High-Level Synthesis (HLS) has been proven in production design flows with 1,000s of designs and the resulting RTL adheres to the strictest corporate design guidelines and ECO flows. In addition to Catapult HLS, only Catapult has integrated High-Level Verification tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL. Discover this industry leading family of products.

Catapult HLS Productivity Gain

To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation.

Share

相關資訊

Catapult LP 提供功耗最佳化 ESL 硬體實現流程
White Paper

Catapult LP 提供功耗最佳化 ESL 硬體實現流程

本白皮書大致說明了用於探索低功耗架構的 Catapult 流程,並詳細探討了使用 Catapult LP 設計流程可以實現的低功耗最佳化成果。