白皮书

Working smarter, not harder: NVIDIA closes design complexity gap with HLS

Success Story

Catapult High-Level Synthesis (HLS) Flow

By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.

High-Level Synthesis (HLS) Decreased Design & Verification Time

HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.

分享

相关资源

工程变更单周期缩短 84%,每年节省 200 万美元
Case Study

工程变更单周期缩短 84%,每年节省 200 万美元

测试设备制造商采用 Siemens Digital Industries Software 和 Microsoft 技术,为工程变更管理和协作提供集中式、自动化流程

Transforming semiconductor manufacturing through digital innovation
Webinar

Transforming semiconductor manufacturing through digital innovation

Watch our on-demand webinar to learn how smart manufacturing for semiconductors digital thread technology creates virtual manufacturing representations, enables real-time analytics and improves collaboration.