产品说明

Catapult High-Level Synthesis and Verification Fact Sheet

Design Platform Empowering Designers

Catapult High-Level Synthesis and Verification Flow

Catapult High-Level Synthesis (HLS) has been proven in production design flows with 1,000s of designs and the resulting RTL adheres to the strictest corporate design guidelines and ECO flows. In addition to Catapult HLS, only Catapult has integrated High-Level Verification tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL. Discover this industry leading family of products.

Catapult HLS Productivity Gain

To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation.

分享

相关资源

将 Vivado HLS 设计移植到 Catapult HLS 平台
White Paper

将 Vivado HLS 设计移植到 Catapult HLS 平台

当开发要在数字逻辑解决方案—例如现场可编程门阵列 (FPGA) 和专用集成电路 (ASIC)—中实现的算法和知识产权 (IP) 块时,高层次综合 (HLS) 具有显著的优势。

Catapult LP 提供功耗优化后的 ESL 硬件实现流程
White Paper

Catapult LP 提供功耗优化后的 ESL 硬件实现流程

本文概括描述了用于探索低功耗架构的 Catapult 流程,并详细讨论了使用 Catapult LP 设计流程实现的低功耗优化结果。