White paper

DDRx Memory Interface: The most complicated modern bus

graph of chip

This paper dives into 7 tips and tricks to what makes DDRx challenges so complicated, their cost, and what you can do to resolve them. You do not have to be an expert to analyze DDRx interfaces like a pro!

7 tips to DDRx interfaces

  • Today’s technology could not exist without DDRx interfaces
  • As performance increases, design complexity also increases
  • Every design is different, so engineers need confidence their DDRx design will work as intended
  • Design analysis is a fundamental part pf product success
  • Costly design respins could slow you down
  • Complete DDRx validation includes analysis of all signal-quality requirements and signal/group timing relationships
  • Using the HyperLynx DDR wizard interactively walks you through how to set up parameters to run simulations

Learn more on HyperLynx DDRx Simulation

Condividi

Risorse correlate

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Webinar

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques

This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult
Webinar

LG Electronics: Video Encoder IP Design Optimization and Verification Using Catapult

In this session, LGE describes a new design approach which concluded that adopting Catapult in IP development increases efficiency in time and cost, and they plan to increase usage in future IP projects.