Simcenter 3D for aerostructures
Streamlining the structural sizing and assessment process from end-to-end.
Due to the growing number of new and emerging airframe manufacturers, there is more pressure to deliver with shorter lead times and at competitive costs. However, meeting shorter project timelines is challenged by the fact that aircraft engineering teams today use disconnected systems for load generation and management, design, simulation, margin of safety and flutter analysis. Additionally, 60 percent of the nonrecurring cost of a commercial aircraft is spent on the structure, which means that any improvement in the structural analysis process will have a key impact on reducing delays and cost overruns.
Perform end-to-end aerostructure assessment in a fully integrated environment
Simcenter 3D simplifies the modeling process by integrating high-end finite element method (FEM) tools with geometry capabilities that assist the user in developing analysis models faster than with traditional computer-aided engineering (CAE) preprocessors. The Simcenter 3D environment provides all the means to create and manage an aerodynamic model, link it with the structural model, quickly filter critical load cases, and define aeroelasticity analyses. Simcenter 3D Margin of Safety enables structural assessment with standard analytical methods and/or company methods. Download this solution guide to learn more details on how a fully integrated environment for end-to-end aerostructure assessment can help you meet shorter timelines and reduce structural analysis costs.
Ressources associées
Harvard University: Effective SW/HW Co-Design of Specialized ML Accelerators Using Catapult HLS
Harvard sheds light on their agile algo-hw co-design & co-verification methodology powered by HLS. It led to an order of magnitude improvement in the design effort across 3 generations edge AI accelerator SoCs.
Stanford University: Edge ML Accelerator SoC Design Using Catapult HLS
Describes the design and verification of the systolic array-based DNN accelerator taped out by Stanford, the performance optimizations of the accelerator, and the integration of the accelerator into an SoC.
How NVIDIA Uses High-Level Synthesis Tools for AI Hardware Accelerator Research
With constant change in AI/ML workloads, NVIDIA leverages a High-Level Synthesis design methodology based off SystemC and libraries like MatchLib to maximizing code reuse & minimizing design verification effort