white paper

Siemens' cloud-ready Analog FastSPICE platform on AWS accelerates SoC verification

Room with servers

Driven by the explosion of big data and expanding applications, chip design complexity is increasing. Applications such as high-performance computing (HPC), the Internet of Things (IoT), automotive and 5G mobile communications coupled with advanced process technology nodes, require running a large number of circuit simulations to ensure the circuits function correctly. This means even more simulation runtime and the requirement for more compute resources. On-premises compute capacity has undeniably become a bottleneck. Cloud computing is a viable solution to drastically reduce simulation runtime for circuit simulation workflow. In collaboration with Amazon Web Services (AWS), Siemens EDA has made a cloud-ready Analog FastSPICE (AFS) platform available to accelerate design innovation.

Share

Related resources

C/C++ to RTL Equivalence Checking for FPUs and More
Webinar

C/C++ to RTL Equivalence Checking for FPUs and More

This web seminar will highlight using Siemens' SLEC (Sequential Logic Equivalence Checking) technology to verify these complex circuits, including FMUL and FDIV.

Closing the Gap in Software Skills for Verification Engineers
Blog Post

Closing the Gap in Software Skills for Verification Engineers

I'm excited to announce next month's U2U (User-to-User) meeting, followed by a crucial technical training session that no hardware verification…

Catapult Formal Factsheet
Fact Sheet

Catapult Formal Factsheet

Formally find mistakes, ambiguities, and undesirable design issues or user constraint problems early in the HLS design and verification process. Catapult Formal enables verification and coverage closure flow at C-level.