white paper

Using Deca’s Adaptive Patterning™ to win the Chiplet Integration race with Siemens EDA and ASE

Reading time: 7 minutes
office workers looking at design

Achieve equivalent density to benchmark high density interconnects without the need for complex structures and processes

As the need for chiplet integration becomes more common, the current standard of silicon interposers is not sustainable for broad adoption. Among the top technologies competing in the race are embedded bridge chip structures, chips-last fan-out, and chips-first fan-out. Deca’s M-SeriesTM, a fully organic chips-first planar structure, promises a new way to achieve equivalent density to benchmark high density interconnects without the need for complex structures and processes. Deca Technologies, Siemens EDA, and ASE Group (Advanced Semiconductor Engineering) formed a collaboration to design, verify, build, and perform analysis on an M-series chiplet test vehicle. For this proof of concept, a 10-die chiplet package was designed using Siemens EDA’s Xpedition high density advanced packaging (HDAP) technologies. Siemens EDA’s Calibre was then used to perform verification and signoff.

Adaptive Patterning provides a compelling solution

With design, verification, and signoff complete, follow up plans are to build a test vehicle with ASE for physical characterization. Deca’s technology has surpassed other fan-out technologies in the chiplet integration race with Adaptive Patterning; achieving significantly higher density for both vias and wiring traces while enabling designs with the tightest device bond pad pitch. The planar surface of M-Series enables trace width and spacing of 2µm and Adaptive Patterning makes possible a smaller copper stud size, a 20µm copper stud pitch. In addition to an 80% reduction in the area required for a set number of copper studs (device IO), this technology also provides the highest integrity electrical connections with superior via contact area. When compared to competing technologies, greater than a 200% increase in via contact area can be achieved for the same bond pad pitch.

This paper was co-authored by Deca Technologies, Siemens EDA, and ASE and presented at IMAPS DPC 2021.

Share

Access as a guest

or sign in to your Siemens account

Related resources

System-level connectivity management and verification of 3D IC heterogeneous assemblies
White Paper

System-level connectivity management and verification of 3D IC heterogeneous assemblies

Capturing the intended system-level connectivity in a multi-substrate 3D IC assembly can be a challenge. This is especially true when each substrate is built using a different methodology, team, and/or format.

eSilicon tackles the challenges of advanced IC package design using Xpedition Substrate Integrator and Calibre 3DStack
Technical Paper

eSilicon tackles the challenges of advanced IC package design using Xpedition Substrate Integrator and Calibre 3DStack

Learn why eSilicon (San Jose), who designs advanced packages for some of the most complex ICs, switched from a home-built tool to Xpedition Substrate Integrator (xSI) and Calibre 3DStack for advanced 2.5D IC package design.

Using Calibre for advanced IC packaging verification and signoff
White Paper

Using Calibre for advanced IC packaging verification and signoff

This paper explains the most common package verification issues and how designers can resolve them using Xpedition Substrate Integrator and Calibre 3DStack to provide a significant advantage over traditional LVS flows for HDAP.