ESD verification for 2.5D and 3D ICs
Ensuring your integrated circuit (IC) design can withstand electrostatic discharge (ESD) events without incurring damage or failure is an extremely important activity in IC circuit design and verification. While automated flows for ESD verification are well-established for regular 2D ICs, 2.5D and 3D integration presents new challenges in both ESD design and verification. The new automated ESD verification methodology in Calibre 3DPERC (die2die) effectively and accurately addresses the emerging challenges for ESD robustness in 2.5/3D IC designs.
What you’ll learn:
- The challenges of verifying ESD robustness in 2.5D and 3D ICs.
- How an automated 2.5D and 3D IC ESD verification methodology address the ESD challenges and verify the ESD robustness.
- Why Calibre 3DPERC provides automated ESD verification for 2.5D and 3D ICs, including a method for measuring point-to-point (P2P) parasitic resistance and current density (CD) for hybrid bond technology
Who should read this:
- IC verification engineers who need new and efficient methods of ESD verification for 2.5D and 3D ICs.
- IC designers interested in ensuring 2.5D and 3D IC design reliability.
Related resources
Tessent YieldInsight
When a new manufacturing process is introduced, or a new product is introduced on a mature manufacturing process, yields will tend to be significantly lower than acceptable.
Automotive-grade ATPG
Tessent TestKompress with Automotive-grade ATPG overcomes the quality limitations of traditional DFT methodologies by targeting defects in ICs at the transistor and interconnect levels.
Tessent Streaming Scan Network
Tessent Streaming Scan Network enables a true bottom-up design flow that decouples core level and chip level DFT configurations.