Technical Paper

Checking ESD path resistance in IC designs

To find and eliminate ESD issues, polygon segments with a resistance violation are highlighted in different colors based on the percentage contribution of each polygon to the total effective resistance of the ESD path.

Finding and eliminating ESD issues is critical to ensuring the reliability of IC chip designs, but it’s also difficult, requiring significant time and resources. The Calibre® PERC™ reliability platform provides a complete, automated checking solution for quickly and accurately detecting and debugging point-to-point resistance violations and bottlenecks in ESD paths, enabling designers to deliver even the largest and most complex IC designs on schedule without compromising performance reliability.

Share

Related resources

How-to Generate Enhanced XOR rules with the DBdiff Utility
Video

How-to Generate Enhanced XOR rules with the DBdiff Utility

Learn how to generate enhanced XOR rules with the DBdiff utility. This provides layout-specific information for results of Layout-versus-Layout mask comparison XOR flows.

Calibre nmDRC
Fact Sheet

Calibre nmDRC

Calibre nmDRC provides fast, sophisticated, and proven technology that enables the fastest and most accurate physical verification of the most challenging designs at any node.

Easily manage multiple verification jobs with Calibre
Blog Post

Easily manage multiple verification jobs with Calibre

Calibre Multiple Job Submission GUI helps you optimize your IC design verification As the complexity of integrated circuits (ICs) continues…