Take a virtual tour of our vehicle energy management facility
The automotive industry is currently undergoing major transformations. ICEs are being replaced by quieter, more efficient batteries. Human drivers are being replaced by autonomous vehicles and their sensors.
As these changes have unfolded, engineers are now expected to optimize the Vehicle Energy Management (VEM) of more interconnected, or mechatronic systems, than ever before. All these systems need to balance the energy entering the vehicle in the most sustainable way possible.
In order to support engineers in their VEM methodology development, the Simcenter Engineering team operates a dedicated test lab in Lyon, France.
We invite you to take a virtual tour of our Vehicle Energy Management facility, where you will get access to:
- VEM test-cell
- Instrumentation lab
- Simulation office
- Instrumentation design office
- And more!
A dedicated facility for your Vehicle Energy Management testing needs
- Observe VEM behavior at the entire vehicle level, not just individual components
- Performance benchmarking
- Perform multi-attribute balancing including driver comfort, efficiency
- Perform late-stage troubleshooting and final refinement
- Dedicated team to manage and execute every step of the VEM process
Vehicle Energy Management test cell: The heart of our facility
At the heart of the VEM testing facility is a VEM test-cell. This is a climate-controlled room with a spindle drive chassis dyno that makes it possible to observe VEM at the full vehicle level.
The key function of the dyno is to enable engineering analysis by using sensors at a variety of locations that have good stability and repeatability of use. It is especially well-adapted for R&;D energy analysis, which makes it suitable for endurance, calibration, or even end-of-line test sequences, for example.
This dyno brings everything in the vehicle together and offers suppliers, not just OEMs, the ability to test their components in a full vehicle environment. This enables engineers to get more accurate results during the testing process and helps confirm that the results gained during testing will match real-world behavior.
Related resources
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.
Space Codesign High-Level Synthesis for Hardware/Software Architectural Exploration of an Inferencing Algorithm
Space Codesign Seminar: design flow including HW/SW co-design & HLS that allows developers to migrate compute intensive functions from software running on an embedded processor to a hardware based accelerator.