Catapult High-Level Synthesis and Verification Fact Sheet
Design Platform Empowering Designers
Catapult High-Level Synthesis (HLS) has been proven in production design flows with 1,000s of designs and the resulting RTL adheres to the strictest corporate design guidelines and ECO flows. In addition to Catapult HLS, only Catapult has integrated High-Level Verification tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL. Discover this industry leading family of products.
Catapult HLS Productivity Gain
To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation.
Related resources
Accurate signal integrity analysis results
PADS Professional’s fast, easy, and accurate signal integrity analysis, enables designers to efficiently manage rule exploration, definition, and validation, ensuring that engineering intent is fully achieved.
DDR4 board design and signal integrity verification challenges
This paper, originally presented at DesignCon and nominated for a best paper award, includes an investigation of DDR4's Pseudo Open Drain driver and what its use means for power consumption and Vref levels for the receivers.