Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Success Story
By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.
High-Level Synthesis (HLS) Decreased Design & Verification Time
HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.
Související zdroje informací
Optimizing semiconductor packaging with advanced thermal testing and die attach techniques
Discover advanced thermal management and die attach techniques to optimize semiconductor packaging. Watch this semiconductor packaging webinar.
Zlepšení tepelného návrhu výkonové elektroniky a její spolehlivosti díky testování a simulacím
Kalibrovaný tepelný model výkonového polovodiče Výkonová elektronika Chlazení Tepelná spolehlivost výkonové elektroniky Simulace chlazení elektroniky pomocí Simcenteru Flotherm Tepelné testování výkonové ele...