SLEC System Factsheet
Siemens Digital Industries Software High-Level Verification
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models, as it significantly reduces the time and effort to establish confidence that the intended functionality is maintained.
The system models can be leveraged completely for verifying the RTL blocks without the need for testbenches and tests by using a Tcl setup, making the tool intuitive and easy to use. This approach is helpful both where design flows involve C-level descriptions and where exorbitantly large state spaces make simulation-based verification approaches impractical.
相關資訊
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.