SLEC System Factsheet
Siemens Digital Industries Software High-Level Verification
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models, as it significantly reduces the time and effort to establish confidence that the intended functionality is maintained.
The system models can be leveraged completely for verifying the RTL blocks without the need for testbenches and tests by using a Tcl setup, making the tool intuitive and easy to use. This approach is helpful both where design flows involve C-level descriptions and where exorbitantly large state spaces make simulation-based verification approaches impractical.
相關資訊
Harvard University: Effective SW/HW Co-Design of Specialized ML Accelerators Using Catapult HLS
Harvard sheds light on their agile algo-hw co-design & co-verification methodology powered by HLS. It led to an order of magnitude improvement in the design effort across 3 generations edge AI accelerator SoCs.
Stanford University: Edge ML Accelerator SoC Design Using Catapult HLS
Describes the design and verification of the systolic array-based DNN accelerator taped out by Stanford, the performance optimizations of the accelerator, and the integration of the accelerator into an SoC.
How NVIDIA Uses High-Level Synthesis Tools for AI Hardware Accelerator Research
With constant change in AI/ML workloads, NVIDIA leverages a High-Level Synthesis design methodology based off SystemC and libraries like MatchLib to maximizing code reuse & minimizing design verification effort