白皮书

Automation of shared bus memory test with Tessent MemoryBIST

Computer chip

New requirements in automotive, artificial intelligence (AI), and processor applications have resulted in increased use of memory-heavy IP. Memory-heavy IPs for these applications are optimized for high performance, and they will often have a single access point for testing the memories. Tessent MemoryBIST provides an out-of-the-box solution for using this single access point, or shared bus interface. This paper describes the fundamental concepts and advantages of using a shared bus architecture for testing and repairing memories within IPs cores. It also outlines key features of the Tessent MemoryBIST automation that is available from Siemens Digital Industries Software.

Shared bus interfaces and memory test

These days, designs contain a huge number of memory arrays embedded in the core, and these memories often consume a substantial portion of the total chip area. This increase in memory size and number implies extra hardware cost for the associated memory built-in self-test (MBIST) logic. In addition to the area of the MBIST logic, there may be additional costs due to increased routing. It may even negatively impact the chip's performance in the critical functional paths to and from memories.

A shared bus architecture provides a common access point for several memories, allowing users to optimize routing and core performance. In addition, a shared bus architecture provides flexibility to users to route design-for-test (DFT) signals along functional paths behind the shared bus interface. Tessent MemoryBIST instruments automatically connect to the DFT signals to apply MBIST patterns through the shared bus interface.

分享

相关资源

Streaming Scan Network:无折衷的分组测试
White Paper

Streaming Scan Network:无折衷的分组测试

Tessent Streaming Scan Network (SSN) 技术通过分离内核级和芯片级 DFT 要求,消除了测试实施工作和制造测试成本之间困难且成本高昂的取舍。

Tessent In-System Test
Fact Sheet

Tessent In-System Test

Tessent In-System Test 软件搭载嵌入式片上系统内测试控制器 (ISTC),为半导体芯片在其整个硅片生命周期内提供测试和诊断。

Tessent Streaming Scan Network
Fact Sheet

Tessent Streaming Scan Network

Tessent Streaming Scan Network 实现了真正的自下而上的设计流程,将核心级和芯片级 DFT 配置分离。