通过持续改进流程提高性能工程设计成熟度
您的重型装备开发流程能否跟上自动化技术的发展？各种设备的设计复杂性逐年增加，而客户仍在不断要求更高的质量和性能。通过持续改进流程提高性能工程设计成熟度。
为何验证在工程设计中至关重要？
验证是工程设计过程确保合规性、效率和安全性的重要组成部分。如果能够以更短的交付时间交付优质产品以实现迅速创新，情况会怎样呢？探索预测式性能工程设计如何为推动新一代重型装备的发展发挥关键作用。
为何性能工程设计至关重要？
性能工程设计是重型装备制造商设计流程的重要组成部分，能够：
- 捕获更多真实世界数据
- 测试真实场景
- 通过工程设计形成闭环
- 提高仿真成熟度和关联性
- 模拟“假设分析”情景
- 运用物理数据馈送数字孪生
相关资源
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.