Overcoming submarine design challenges
Submarine engineers innovating the submarine design process through simulation
Submarines are one of the most complex machines on earth. Unlike other ships, they must perform on the surface as well as underwater, thus they require many integrated systems and parts. Simcenter™ Flomaster™ enables engineers to find the most effective solution for submarine design and system simulation to ensure safety and efficiency in the design and performance of complex fluid systems.
Challenges in submarine design
The complexity of submarines is the signature challenge of designing them. The fluid systems of modern submarines are integrated with nearly 3,000 valves and kilometers of pipeline. Additionally, there are many subsystems to consider such as cooling seawater, fuel cell, ballast, freeing and compensating, fuel oil, chilled water, weapon compensating, firefighting and others. The need for these many systems to work together flawlessly presents challenges in submarine design.
Complexity of submarine systems
Finding ways to manage the complexity of submarine systems is incredibly important. The complex networks at play require designers to set the necessary boundary conditions and track data on standards for different diameters, materials, pump curves, pressure drops of valves, flaps, and filters.
Download our free white paper to learn more!
Leveraging submarine simulation early on in the design process
Utilizing simulation in the submarine design process can help engineers in a variety of ways, including helping them find the best solution for a fluid or piping system layout quickly. Submarine simulation and an accompanying SQL database can allow many engineers to work in tandem on a project, improving the efficiency of the design spiral.
Powiązane treści
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.