Quantization of HLS Designs Using Value Range Analysis
Algorithm developers usually use double precision data types to be able to focus on the mathematical functionality of the algorithm. When this algorithm is implemented as a hardware module, the data accuracy must be reduced to a minimum number of bits that still fulfills the system performance requirements. The process of converting the floating-point algorithm to bit-level optimized model is complicated and requires special knowledge. This paper introduces a simple and robust quantization methodology for HLS designs based on value range analysis.
Powiązane treści
Quantization of HLS Designs Using Value Range Analysis
Introduces simple & robust quantization methodology based on value range analysis. Learn what’s fixed-point conversion a.k.a quantization; dynamic & static quantization methods; and how to use Catapult VRA.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.
Customers Discuss their Real-World Use of High-Level Synthesis
Leading experts from key companies present how they have successfully deployed HLS in production design flows. Companies presenting: Google, NASA-JPL, NVIDIA, NXP Semiconductors, STMicroelectronics, Viosoft
Space Codesign High-Level Synthesis for Hardware/Software Architectural Exploration of an Inferencing Algorithm
Space Codesign Seminar: design flow including HW/SW co-design & HLS that allows developers to migrate compute intensive functions from software running on an embedded processor to a hardware based accelerator.
HLS 101 - Fundamentals of High-Level Synthesis
High-Level Synthesis (HLS) extends the traditional design flow, providing a new and powerful approach to hardware design. It is important to understan