Artykuł techniczny

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Udostępnij

Powiązane treści

Meeting the requirements of the digital thread with simulation process and data management
Webinar

Meeting the requirements of the digital thread with simulation process and data management

Watch to learn how companies are realizing the value and benefits of the digital thread with simulation solutions for process and data management.

Leveraging Siemens Xcelerator to complete the MBSE digital thread
Webinar

Leveraging Siemens Xcelerator to complete the MBSE digital thread

Watch this on-demand Realize LIVE session to learn about connecting the MBSE digital thread from concept design through engineering with an iterative design cycle.

Enabling MBSE integration with Teamcenter: The key to establishing digital continuity
Webinar

Enabling MBSE integration with Teamcenter: The key to establishing digital continuity

This Realize LIVE on-demand webinar shares the key to establishing digital continuity to break barriers between concepting and detailed engineering.