White paper

Chips&Media: Design and Verification of Deep Learning Object Detection IP

Chips&Media: Design and Verification of Deep Learning Object Detection IP

Chips&Media, a leading provider of high-performance video IP for SoC design, took a unique approach to design their latest IP for detecting objects in real-time. They decided to adopt a new High-Level Synthesis (HLS) flow to implement their deep learning algorithm. But, they would have an RTL team create this algorithm, using traditional tools and another team would employ the Catapult HLS Platform flow. They would constantly compare the time it was taking to design and verify the algorithm and equate the quality of synthesis results. Read this case study to find out why the HLS flow “won” and is now being deployed on their next project.

Condividi

Risorse correlate

Simulation Process and Data Management (SPDM) for Heavy Equipment
Webinar

Simulation Process and Data Management (SPDM) for Heavy Equipment

A streamlined design verification workflow can improve collaboration and efficiency between engineering departments. Join this live webinar.

Velocizzare i processi su larga scala grazie alla tecnologia di progettazione
E-book

Velocizzare i processi su larga scala grazie alla tecnologia di progettazione

Riduci il time-to-market utilizzando la tecnologia di progettazione del prodotto. Un design multidisciplinare guida contemporaneamente la progettazione meccanica, elettrica ed elettronica.