livre blanc

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Partager

Ressources associées

Meeting the requirements of the digital thread with simulation process and data management
Webinar

Meeting the requirements of the digital thread with simulation process and data management

Watch to learn how companies are realizing the value and benefits of the digital thread with simulation solutions for process and data management.

Quick Teamcenter upgrade testing and load testing using Active Tester – codeless test automation for Teamcenter
Webinar

Quick Teamcenter upgrade testing and load testing using Active Tester – codeless test automation for Teamcenter

Watch this on-demand Realize LIVE session to learn about reducing testing time with a codeless test automation solution for Teamcenter.

Realize LIVE – Explore active reports in Active Workspace
Webinar

Realize LIVE – Explore active reports in Active Workspace

Watch this Realize LIVE on-demand session to learn how to build active reports in Teamcenter’s Active Workspace.