vídeo

Calibre nmDRC Recon overview

Tiempo estimado de visualización: 3 minutos

Calibre nmDRC Recon is a Shift-left solution designed to help semiconductor designers identify systemic errors early in the design process. As chip designs grow larger and more complex, automation plays a critical role in layout generation. However, when different components are assembled, unintended issues such as shorts and misalignments can arise, leading to millions of errors and prolonged debug cycles.

Calibre nmDRC Recon leverages AI heuristics to analyze rule decks and identify local scope rules, which are checks that focus on nearby features rather than the entire chip layout. This includes spacing checks and other localized verification processes that don’t require scanning the entire design. By focusing on these smaller, isolated areas, Calibre nmDRC Recon significantly reduces runtime while accelerating error detection and resolution.

The benefits of using Calibre nmDRC Recon include faster debug cycles, optimized run times, improved productivity, and flexible customization. Errors are detected and resolved early, preventing costly iterations later in the design process. By isolating local errors instead of performing full-chip analysis, runs complete much faster. Designers no longer need to sift through millions of error results, allowing them to focus on targeted fixes. Users can also select specific rules to prioritize, tailoring the tool to their design needs.

By integrating Calibre nmDRC Recon into the design verification flow, engineers can avoid long delays, streamline iterations, and improve overall efficiency. The ability to quickly pinpoint root causes such as placement issues or fill problems helps designers address errors before they compound into larger bottlenecks.

Compartir

Recursos relacionados

Xperi®: A Designer’s Life with HLS
Webinar

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th

High-Level Synthesis Verification Technologies and Techniques
Webinar

High-Level Synthesis Verification Technologies and Techniques

This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Webinar

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques

This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.