Documento técnico

Advancing silicon photonics physical verification through innovation

Curvilinear silicon photonic integrated circuit devices can challenge traditional EDA electronic IC physical verification tools.

The growing market for silicon photonic integrated circuits has led to the need for reliable, automated physical and manufacturing verification process flows that address the unique physical characteristics of silicon photonics designs. Fortunately, EDA companies have recognized that there is no need to invent new tools, or even reinvent the tools and processes already in place for electronics verification.

By expanding and adapting the use of established physical verification and optimization functionality, like equation-based DRC, automated waiver processing, and smart fill optimization, EDA companies have enabled their tools to accommodate the new components and design concepts of silicon photonics designs and provided photonics designers with an automated and standardized path to tapeout.

Compartir

Recursos relacionados

Xperi®: A Designer’s Life with HLS
Webinar

Xperi®: A Designer’s Life with HLS

This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th

High-Level Synthesis Verification Technologies and Techniques
Webinar

High-Level Synthesis Verification Technologies and Techniques

This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
Webinar

NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques

This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.