DDRx Memory Interface: The most complicated modern bus
This paper dives into 7 tips and tricks to what makes DDRx challenges so complicated, their cost, and what you can do to resolve them. You do not have to be an expert to analyze DDRx interfaces like a pro!
7 tips to DDRx interfaces
- Today’s technology could not exist without DDRx interfaces
- As performance increases, design complexity also increases
- Every design is different, so engineers need confidence their DDRx design will work as intended
- Design analysis is a fundamental part pf product success
- Costly design respins could slow you down
- Complete DDRx validation includes analysis of all signal-quality requirements and signal/group timing relationships
- Using the HyperLynx DDR wizard interactively walks you through how to set up parameters to run simulations
Learn more on HyperLynx DDRx Simulation
Related resources
Catapult High-Level Synthesis & Verification
The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.
Porting Vivado HLS Designs to Catapult HLS Platform
High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).
Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.
Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.