StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
Success story
StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution. In this whitepaper, learn how they used Catapult High-Level Synthesis to solve this problem.
“Catch-22” Problem solved with Catapult® High-Level Synthesis (HLS)
Innovations in LCD and OLED panels keep progressing to the point that 4K resolution is becoming a commodity and 8K is the next point on the horizon. These panels come in all sizes, ranging from 5” to 100”. StreamTV can turn all these panels into glasses-free 3D screens with our Ultra-D technology, converting all available 2D and stereo content to Ultra-D with our propriety real-time algorithm. The real-time conversion (RTC) IP block is an implementation of this algorithm.
Our business development team requested that the engineering department develop the RTC IP block for integration into a SoC. At the time of this request, partnerships for the SoC still had not been determined. So, fundamental design parameters like silicon technology, interfaces, protocols, memory and bandwidth requirements were unknown. Hence, a technical specification could not be created. However, in order to engage in a partnership for the SoC, a proof-of-concept of the IP block was needed. With this mutual dependency, we faced a “Catch-22” problem: we could not develop the block without a specification and a partnership for the SoC could not move forward without a proof-of-concept block! In this whitepaper, we show how we used Catapult® High-Level Synthesis (HLS) to solve this problem.
Related resources
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.