SANECHIPS Optimizes RTL Power with PowerPro
SANECHIPS is one of the leading providers of chips to the ICT industry, possessing the capability to design complex SoC chips spanning the entire front and back-end processes. With over 130 types of chips in mass production, we cater to computing power, networking, and terminals markets.
This paper describes how SANECHIPS utilized Siemens Digital Industries Software’s PowerPro™ to lower the power and improve energy efficiency of their chips by using PowerPro’s Automatic RTL power optimization flow. Leveraging features such as Observability-based analysis (OBS) and Stability based analysis (STB), 24.3% of the candidate flops (37,641 out of 154,886) were optimized, resulting in a reduction of power from 200.675mW to 186.363mW.
Related resources
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
PowerPro Low-Power
The PowerPro Platform provides a complete solution to accurately measure, interactively explore and thoroughly optimize power during the RTL development cycle. Using PowerPro, designers achieve maximum power reduction for SoC.
SANECHIPS Optimizes RTL Power with PowerPro
This paper describes how SANECHIPS utilized Siemens’ PowerPro™ to lower the power and improve energy efficiency of their chips by using PowerPro’s Automatic RTL power optimization flow.