white paper

NVIDIA: Applying RTL Clock Gating to Reduce Power in Graphics Processors Chips

NVIDIA Case Study on RTL Low-Power

By integrating PowerPro CG into their low-power design flow, NVIDIA was able to deliver a much lower power solution than if they had solely relied on manual optimization techniques.​

“RTL power optimization is a critical step in our high-performance, low-power design methodology for PC graphics, visual computing and applications processors,” says Dan Smith, director, Hardware Engineering, NVIDIA Corporation. “PowerPro CG has shown substantial power savings on designs, including blocks already manually optimized for low power by RTL designers.”​

Share

Related resources

Semiconductor design: Linking design to manufacturing for a sustainable semiconductor future
Video

Semiconductor design: Linking design to manufacturing for a sustainable semiconductor future

Semiconductor sustainability starts with design choices that impact manufacturing. Linking design and fab digital twins optimizes both for sustainability in a new era of advanced 2.5D/3D chiplet integration.

Predictive design and process insights to accelerate yield ramp with Calibre fab solutions
Video

Predictive design and process insights to accelerate yield ramp with Calibre fab solutions

Advances in design and layout analysis fueled by machine learning techniques can help predict the product behavior during manufacturing and accelerate yield ramp.

AI-guided reliability diagnosis for 5 nm and 7 nm automotive process
Technical Paper

AI-guided reliability diagnosis for 5 nm and 7 nm automotive process

This paper described an ML-based solution that aims to improve the production of highly reliable automotive semiconductor products at advanced technology nodes.