white paper

High-Level Synthesis (HLS): status, trends and future directions

Picture showing a simple example of an algorithm that multiples four pairs of numbers and adds them. HLS tools create RTL based on choices the designer provides on how the function arguments map to hardware interfaces and other architectural constraints.

The transition to synthesis from higher levels of abstraction is taking place in the industry. Designing at abstraction levels higher than RTL offers significant advantages in verification, power/performance/area optimization, and design reuse. This paper provides perspectives on the ways in which High-Level Synthesis (HLS) is helping and shaping verification, power optimization, and design reuse. This transition is also changing the way hardware design is taught and the research projects that are enabled by the availability of mature HLS tools.

Share

Related resources

Catapult High-Level Synthesis & Verification
Learning Center Library

Catapult High-Level Synthesis & Verification

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.

Machine Learning at the Edge: Using HLS to Optimize Power and Performance
White Paper

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical.

STMicroelectronics quickly brings automotive image signal processing to market with High-Level Synthesis
White Paper

STMicroelectronics quickly brings automotive image signal processing to market with High-Level Synthesis

STMicroelectronics crafted a unique High-Level Synthesis flow, enabled by templates, to design and verify an image signal processing (ISP) device, fostering getting it to market as fast as possible.