white paper

High-Level Synthesis Enables the Next Generation of Edge AI Accelerators

Facial recognition image

AI is becoming pervasive. But the ever increasing complexity is a challenge for IoT systems. Achieving the highest levels of performance and efficiency in edge AI means going beyond software and off the shelf hardware. Bespoke hardware accelerators in FPGA or ASICs can deliver much higher performance while consuming less energy. Building these accelerators with High-Level Synthesis slashes design and verification effort, minimizing schedule and execution risks.

Share

Related resources

Supporting ADAS development using a virtual / physical framework
White Paper

Supporting ADAS development using a virtual / physical framework

ADAS development using a closed-loop verification methodology, focusing on algorithms, safety and comfort.

Using model-based systems engineering to develop a comprehensive digital twin of ADAS features
Case Study

Using model-based systems engineering to develop a comprehensive digital twin of ADAS features

Using model-based systems engineering to develop a comprehensive digital twin of ADAS features

Addressing thermal design challenges for autonomous vehicle LIDARs
White Paper

Addressing thermal design challenges for autonomous vehicle LIDARs

Addressing thermal design challenges for autonomous vehicle LIDARs