white paper

Distribution of currents in via arrays

Learn how to address the challenge of distributing current around a printed circuit board

Results of analysis on PDN with layers connected by short, fat vias

It has become increasingly difficult in recent years to provide adequate PDNs on a PCB. The sheer number of different voltages, combined with increased current demands, makes distributing current around the board a substantial layout challenge. This paper demonstrates that by using appropriate and accurate simulations, combined with the improved intuition that such simulations bring, it is a challenge that can be confidently and consistently met.

This paper demonstrates that by using appropriate and accurate simulations, combined with the improved intuition that such simulations bring, the difficult challenge of distributing current around a printed circuit board can be confidently and consistently met.

Share

Related resources

Working smarter, not harder: NVIDIA closes design complexity gap with HLS
White Paper

Working smarter, not harder: NVIDIA closes design complexity gap with HLS

Discover the challenges NVIDIA faces in the ever evolving world of video, camera, and display standards and the reasons an HLS/C-level flow make it possible for them to succeed in this context.

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
White Paper

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses

StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.