white paper

Chips&Media: Design and Verification of Deep Learning Object Detection IP

Chips&Media: Design and Verification of Deep Learning Object Detection IP

Chips&Media, a leading provider of high-performance video IP for SoC design, took a unique approach to design their latest IP for detecting objects in real-time. They decided to adopt a new High-Level Synthesis (HLS) flow to implement their deep learning algorithm. But, they would have an RTL team create this algorithm, using traditional tools and another team would employ the Catapult HLS Platform flow. They would constantly compare the time it was taking to design and verify the algorithm and equate the quality of synthesis results. Read this case study to find out why the HLS flow “won” and is now being deployed on their next project.

Share

Related resources

Catapult High-Level Synthesis & Verification
Learning Center Library

Catapult High-Level Synthesis & Verification

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.

Machine Learning at the Edge: Using HLS to Optimize Power and Performance
White Paper

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical.

STMicroelectronics quickly brings automotive image signal processing to market with High-Level Synthesis
White Paper

STMicroelectronics quickly brings automotive image signal processing to market with High-Level Synthesis

STMicroelectronics crafted a unique High-Level Synthesis flow, enabled by templates, to design and verify an image signal processing (ISP) device, fostering getting it to market as fast as possible.