white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Serial link analysis with HyperLynx
Fact Sheet

Serial link analysis with HyperLynx

Beyond the design-specific technical challenges that are associated with designing and analyzing a Serialization – Deserialization (SERDES) interconnect, hardware engineers face industry-related complexities.

High Speed PCB Services
Fact Sheet

High Speed PCB Services

High Speed PCB Services

Electrical rule checks with HyperLynx
Fact Sheet

Electrical rule checks with HyperLynx

Quickly and easily pinpoint trouble spots in your design that can cause potential signal integrity (SI), power integrity (PI), and electromagnetic interference and compliance (EMI/ EMC) issues.