video

How to translate Verilog netlists to SPICE using Calibre V2LVS utility

Estimated Watching Time: 2 minutes

Learn how to convert Verilog netlists to SPICE format when using Calibre xRC, LVS and PERC tools, using a simple TCL script.

Our Calibre® How-To video series is designed to provide quick and easy solutions to your common problems and questions. The Calibre® product suite is designed to integrate with all major EDA design tools you use in your IC design flow.

Share

Related resources

Reduce 3D IC design complexity with early package assembly verification
Technical Paper

Reduce 3D IC design complexity with early package assembly verification

Calibre Shift Left solutions empower 3D IC designers to create a best-in-class shift left strategy that enables early design stage verification while ensuring Calibre signoff-quality results.

Detecting and debugging soft check connectivity errors
Technical Paper

Detecting and debugging soft check connectivity errors

IC designs don’t work properly if power and ground nets are not strongly connected to the devices through the metal layers. Soft checks find conflicts in the connections (nets) to be applied to the well regions.

How to debug LVS BLACK BOX issues
Video

How to debug LVS BLACK BOX issues

Learn how to debug LVS BLACK BOX issues using Calibre DESIGNrev