video

Calibre nmDRC Recon overview

Estimated Watching Time: 3 minutes

Calibre nmDRC Recon is a Shift-left solution designed to help semiconductor designers identify systemic errors early in the design process. As chip designs grow larger and more complex, automation plays a critical role in layout generation. However, when different components are assembled, unintended issues such as shorts and misalignments can arise, leading to millions of errors and prolonged debug cycles.

Calibre nmDRC Recon leverages AI heuristics to analyze rule decks and identify local scope rules, which are checks that focus on nearby features rather than the entire chip layout. This includes spacing checks and other localized verification processes that don’t require scanning the entire design. By focusing on these smaller, isolated areas, Calibre nmDRC Recon significantly reduces runtime while accelerating error detection and resolution.

The benefits of using Calibre nmDRC Recon include faster debug cycles, optimized run times, improved productivity, and flexible customization. Errors are detected and resolved early, preventing costly iterations later in the design process. By isolating local errors instead of performing full-chip analysis, runs complete much faster. Designers no longer need to sift through millions of error results, allowing them to focus on targeted fixes. Users can also select specific rules to prioritize, tailoring the tool to their design needs.

By integrating Calibre nmDRC Recon into the design verification flow, engineers can avoid long delays, streamline iterations, and improve overall efficiency. The ability to quickly pinpoint root causes such as placement issues or fill problems helps designers address errors before they compound into larger bottlenecks.

Share

Related resources

Calibre nmDRC Recon
Fact Sheet

Calibre nmDRC Recon

The Calibre nmDRC Recon tool speeds design closure by using innovative functionalities that enable designers to focus only on high-impact DRC issues.

Accelerate early design exploration and verification for faster time to market
Technical Paper

Accelerate early design exploration and verification for faster time to market

Early chip-level physical verification faces many challenges. The Calibre nmDRC Recon tool enables design teams to perform early analysis and physical verification of full-chip design layouts.

Running Calibre solutions in the cloud: Best known methods
Technical Paper

Running Calibre solutions in the cloud: Best known methods

To fully benefit from running Calibre in the cloud, IC design teams must select from multiple options. Proven best known methods (BKMs) give design companies a roadmap to create their optimal EDA cloud computing environment.