3D IC Test challenges, trends, and solutions
The Tessent 3D IC test approach is based on hierarchical DFT, SSN (Streaming Scan Network), enhanced TAPs (test access ports), and IEEE 1687 IJTAG (internal joint test action group) network technologies, all of which are IEEE 1838 compliant. Designed for scalability, flexibility, and ease-of-use, the Tessent solution helps customers optimize resources associated with IC test technology.
Testing 2.5D and 3D designs
The increasing number of 2.5D and 3D devices shows that is not just a contemporary
fashion but an important future direction of the semiconductor industry. 2.5D, in which multiple ICs are packaged side-by-side on a common interposer, and 3D, with dies and interposer stacked on top of each other, present unique challenges for IC test.
Only partial solutions exist today for the DFT and many details—including the DFT requirements—are not yet fully understood. There has, however, been progress throughout the semiconductor ecosystem in bringing the promise of 3D ICs to the mainstream of
design.
Related resources
Catapult High-Level Synthesis & Verification
The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.
Porting Vivado HLS Designs to Catapult HLS Platform
High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).
Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.
Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.