Technical Paper

ODB++ Inside for Cadence Allegro User Guide

ODB++ Inside for Cadence Allegro User Guide

ODB++ Design format can capture all CAD or EDA assembly and PCB fabrication information in a single, unified file structure. ODB++ Inside is installed as part of Cadence Allegro to allow you to export a design to ODB++ Design and to view the resulting ODB++ product model.

Share

Related resources

Mixed-signal verification of an EESY-IC high-speed ADC with Symphony
White Paper

Mixed-signal verification of an EESY-IC high-speed ADC with Symphony

The Symphony Mixed-Signal Verification Platform allows EESY-IC to verify full-chip, mixed-signal designs in a few hours with desired accuracy, providing them more than 10 times the productivity than their previous flow.

Post-layout simulation is becoming the bottleneck for analog verification
White Paper

Post-layout simulation is becoming the bottleneck for analog verification

The Analog FastSPICE™ platform with AFS eXTreme technology is ideally suited for verifying the most advanced nanometer (nm) circuits.

7nm IP Verification with AFS - Silicon Creations
White Paper

7nm IP Verification with AFS - Silicon Creations

In this paper, learn how Silicon Creations uses AFS to meet the simulation demands required to create first-pass silicon for their 7nm IP.