Technical Paper

IC design: preparing for the next node

Calibre leads the industry with innovative tool capabilities | illustration showing  new requirements that emerged at different nodes, and growth in design rule count and complexity

The challenges of preparing for the next process node are truly immense for the foundries, the design companies, and the EDA industry. Meeting that challenge takes not only commitment and expertise in the traditional skills of software performance, memory and scaling, but also skills and experience in partnering with foundries and designers in ways that optimize all the available avenues for overall productivity and performance.

Calibre tools anticipate and evolve to meet new technology node requirements

The Calibre team continually adds fundamental new capabilities to the Calibre tool base to provide accurate automated checking of new and expanded process requirements that enables design companies to continue meeting their go-to-market schedules. Calibre not only has a track record of software leadership, but also of foundry partnerships that have enabled a history of success, and sustain confidence that Siemens EDA will always be ready to meet and overcome the ongoing challenges of the “next node.”

Share

Related resources

Improve your Near Battlefield Repairs
Webinar

Improve your Near Battlefield Repairs

Use of Solid Edge or NX to export to the 31K format and boost the operational capability of your systems.

Transforming semiconductor manufacturing through digital innovation
Webinar

Transforming semiconductor manufacturing through digital innovation

Watch our on-demand webinar to learn how smart manufacturing for semiconductors digital thread technology creates virtual manufacturing representations, enables real-time analytics and improves collaboration.

From chaos to collaboration: synchronizing ECAD and MCAD design domains
Webinar

From chaos to collaboration: synchronizing ECAD and MCAD design domains

Learn how to improve collaboration between ECAD and MCAD teams to reduce errors, minimize rework and accelerate development of complex electronic products.