Technical Paper

Getting Started With ODB++ Design Cadence® Allegro® Edition

Getting Started With ODB++ Design Cadence® Allegro® Edition

This document contains general reference information and describes how to perform basic tasks while working with product models. The product model is the main entity of the ODB++Design format, (also referred to as “ODB++D” or “ODB++”). The product model stores all information about an electronic product as an open, ASCII file structure.

Share

Related resources

Optimizing HLS Code for Different FPGA Platforms
White Paper

Optimizing HLS Code for Different FPGA Platforms

Paper examining a simple convolution filter and outlining how it can be targeted using High-Level Synthesis to different FPGA platforms.

Porting Vivado HLS Designs to Catapult HLS Platform
White Paper

Porting Vivado HLS Designs to Catapult HLS Platform

High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).

Rapid Algorithm to HW: Using HLS for Computer Vision and Deep Learning Seminar
Webinar

Rapid Algorithm to HW: Using HLS for Computer Vision and Deep Learning Seminar

How HLS helps project teams rapidly & accurately explore power/performance of algorithms, quickly get to FPGA implementations to create demonstrator/prototypes & use same source RTL IP for ASIC implementation.