Technical Paper

Calibre DesignEnhancer Via kit migration utility ensures accurate, timely updates

Stylized diagram of IC design layout, with stacked rectangles in multiple shades of blue representing layers and purple dots representing vias inserted using Calibre DesignEnhancer Via use model.

The Calibre DesignEnhancer Via kit enables design teams to automate DRC-clean via insertion during IC design optimization. However, when design rule decks or process nodes change, the Via kit must be updated as well. The Via kit migration utility enables a significant time savings in the creation of updated Via kits, while ensuring accurate updates that maintain DRC-clean compliance for via insertions. With the Via kit migration utility, design companies and foundries can obtain updated Via kits more quickly, and successfully use the updated Via automated via insertion on their designs with Calibre confidence in the results.

The Calibre DesignEnhancer Via kit migration utility ensures accurate, fast updates of Via kits when IC design rules or process nodes change

When design rules change, custom rule decks are built, or a company shifts to a new process technology node, the Calibre DesignEnhancer Via kit must be updated to reflect the changes in the design rules. However, manually updating a Via kit to match the new requirements can be tedious, time-consuming, and susceptible to human error. The Via kit migration utility enables kit developers to ensure consistency with all rule decks while providing accurate and more timely updates. This innovative migration utility speeds Via kit conversions while maintaining an accurate and complete correct-by-construction DRC-clean via insertion process, with Calibre confidence in the results. The ease of use enables kit developers to update more kits in less time, ensuring continuous support for all process nodes and IC design rule decks.

Share

Related resources

C/C++ to RTL Equivalence Checking for FPUs and More
Webinar

C/C++ to RTL Equivalence Checking for FPUs and More

This web seminar will highlight using Siemens' SLEC (Sequential Logic Equivalence Checking) technology to verify these complex circuits, including FMUL and FDIV.

Closing the Gap in Software Skills for Verification Engineers
Blog Post

Closing the Gap in Software Skills for Verification Engineers

I'm excited to announce next month's U2U (User-to-User) meeting, followed by a crucial technical training session that no hardware verification…

Catapult Formal Factsheet
Fact Sheet

Catapult Formal Factsheet

Formally find mistakes, ambiguities, and undesirable design issues or user constraint problems early in the HLS design and verification process. Catapult Formal enables verification and coverage closure flow at C-level.