The future of ship design and engineering
The future of ship design and engineering is critical to shipbuilders. This phase of shipbuilding projects typically represents 5 to 10 percent of the overall production cost of a vessel, and yet has an impact on about 85 percent of the construction costs. It is also during this phase that ~90 percent of the vessel performance is determined.
In today’s uncertain market, getting your design right the first time is critical to ensure success. Can digital twin technology help make the ship design and engineering process more efficient?
Controlling the design spiral
Today, the ship design and engineering process is largely based on the design spiral. However this process is inefficient. Steps in the spiral typically involve independent functional teams, which results in collaboration bottlenecks and data silos. In addition, ships today are a lot more complex than they were when the design spiral was first introduced. To manage today’s complexity and stay afloat in an increasingly competitive market, adopting an integrated approach to ship design and engineering is not an option, it is a necessity.
Integrated ship design software
Adopting an integrated ship design software enables shipbuilders to remain in control of the design spiral. Bring multi-discipline design processes into a centralized environment, to enable globally distributed teams to work with a common set of data, tools and processes. Increase overall project efficiency and improving business agility by breaking down silos of information. A fully integrated solution that enables seamless process execution from initial design to detail and production design is in your future of shipbuilding and design.
More in the series:
Related resources
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.