The hitchhiker’s guide to the galaxy of HiZ nets
The implementation of circuit design has become increasingly complex in deep submicron technologies. This is due to the integration of cores, I/Os, various types of memories, complex analog circuits, power devices and synthesized logic on the same application. Ensuring product reliability to meet design goals and achieve good yield is a continuous concern. Presented at Siemens User2User Europe 2024, this presentation showcases STMicroelectronic's journey in detecting High Impedance Nets (HiZ nets) and how they enabled Insight Analyzer on their flow to secure their designs.
Related resources
Catapult High-Level Synthesis & Verification
The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.
Porting Vivado HLS Designs to Catapult HLS Platform
High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).
Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.
Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.