fact sheet

Veloce Workflow Acceleration Methodologies

Tools for completing debug, verification, and development faster

Reading time: 5 minutes
Accelerating Software Design Worklow

Workflow Acceleration Methodologies is a set of tools provided by Veloce that increases the rate at which Workflows can be completed. These tools can checkpoint and restore Veloce environments and replay previous Veloce runs. These functionalities focus on providing the user ways to save time in their workflow, avoiding repetitive tasks and shortening the waiting periods that come with debug, verification, and development.

Share

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
White Paper

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses

StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.