Tessent Streaming Scan Network
Packetized test delivery for complex SoCs
Tessent Streaming Scan Network packetizes test data to dramatically reduce DFT implementation effort and reduce manufacturing test cost. By decoupling core-level and chip-level DFT requirements, each core can be designed with the most optimal compression configuration for that core.
Related resources
STMicroelectronics quickly brings automotive image signal processing to market with High-Level Synthesis
STMicroelectronics crafted a unique High-Level Synthesis flow, enabled by templates, to design and verify an image signal processing (ISP) device, fostering getting it to market as fast as possible.
Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Discover the challenges NVIDIA faces in the ever evolving world of video, camera, and display standards and the reasons an HLS/C-level flow make it possible for them to succeed in this context.
Google develops WebM video decompression hardware IP using High-Level Synthesis
This paper will describe the actual use of Catapult High-Level Synthesis (HLS) by the WebM team in the successful implementation of the G2 VP9 and share results and impressions.