Tessent Embedded Analytics product guide
A summary guide to all the Tessent Embedded Analytics IP
Tessent Embedded Analytics provides semiconductor intellectual property (SIP) that allows designers to incorporate intelligent self-analytic capabilities in systems-on-chip (SoCs). This document provides a summary of Tessent Embedded Analytics’ IP components and is intended for engineers, managers, and SoC development teams who want to evaluate Tessent’s portfolio of IP.
The portfolio of Embedded Analytics IP
Embedded Analytics offers a suite of more than 20 different semiconductor IP that allows chip designers to integrate an intelligent analytics infrastructure into the core hardware of their devices. By monitoring and analyzing the real-world behavior of entire systems, engineers can take action to reduce system power consumption, increase performance, protect against malicious intrusions, and ensure product safety. These capabilities address applications in a broad range of market sectors, from automotive and IoT products to at-scale computing and communications infrastructure.
Modules range from dedicated, optimized IP to highly parametrized modules that are configurable at design-time and run-time, and fall into four broad categories:
- Analytic modules
- Secure Message Infrastructure
- Communicators
- Verification IP
Related resources
Curvilinear mask process correction – status quo and outlook
This paper discusses the status of Curvilinear Mask Process Correction (CLMPC) and gives a brief outlook into the near future of handling curvilinear mask shapes in the post tape-out flow.
Curvy Masks Ahead!
Learn how curvilinear mask shapes provide larger lithography entitlement than traditional rectilinear masks and became a viable option for IC manufacturing.
Rapid full-chip curvilinear OPC for advanced logic and memory
This paper describes two optical proximity correction (OPC) approaches that allow curvilinear mask generation without the run time penalties associated with full-chip inverse lithography technology.