SLEC System Factsheet
Siemens Digital Industries Software High-Level Verification
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models, as it significantly reduces the time and effort to establish confidence that the intended functionality is maintained.
The system models can be leveraged completely for verifying the RTL blocks without the need for testbenches and tests by using a Tcl setup, making the tool intuitive and easy to use. This approach is helpful both where design flows involve C-level descriptions and where exorbitantly large state spaces make simulation-based verification approaches impractical.
Related resources
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
High-Level Synthesis Verification Technologies and Techniques
This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
Reducing power consumption in a 20 million gate fiber channel switch SoC
This case study covers a leading networking company’s validation of PowerPro results on two projects. Based on these successes, they have incorporated PowerPro into their low-power design SoC design flow.