fact sheet

PowerPro Low-Power

Reading time: 3 minutes
Low-Power RTL Design Platform

PowerPro’s incremental Power Analysis flow lets designs to be compiled once and reused multiple times with different stimuli. Under-the-hood, there is a multi-cpu architecture that relies on low-memory jobs to compute power in parallel. The combination of incremental run and highly parallelized power computation delivers extremely fast results.

Share

Related resources

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

PowerPro Low-Power
Fact Sheet

PowerPro Low-Power

The PowerPro Platform provides a complete solution to accurately measure, interactively explore and thoroughly optimize power during the RTL development cycle. Using PowerPro, designers achieve maximum power reduction for SoC.

SANECHIPS Optimizes RTL Power with PowerPro
White Paper

SANECHIPS Optimizes RTL Power with PowerPro

This paper describes how SANECHIPS utilized Siemens’ PowerPro™ to lower the power and improve energy efficiency of their chips by using PowerPro’s Automatic RTL power optimization flow.