fact sheet

Kronos Characterizer

Kronos Characterizer is a high-performance and highly-scalable library characterization tool that generates Liberty and Verilog/VHDL models

Library characterization is a key factor in today’s design flows. Modern static timing analysis (STA)-based design flows depend on characterized Liberty® models to work. In order to achieve the aggressive power, performance, and area metrics of today’s semiconductor products, design teams rely heavily on an accurate characterization of Liberty models.

Share

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
White Paper

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses

StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.